当前位置:   article > 正文

s5pv210-nand-dm9000-dts-2_三星 s5pv210-smdkv210.dts

三星 s5pv210-smdkv210.dts

先贴出dts全文(内核linux4.19.222)

分两个文件-一个是s5pv210-smdkv210.dts

另个一是s5pv210.dtsi

第一个dts

  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung's S5PV210 SoC device tree source
  4. *
  5. * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd.
  6. *
  7. * Mateusz Krawczuk <m.krawczuk@partner.samsung.com>
  8. * Tomasz Figa <t.figa@samsung.com>
  9. *
  10. * Board device tree source for YIC System SMDV210 board.
  11. *
  12. * NOTE: This file is completely based on original board file for mach-smdkv210
  13. * available in Linux 3.15 and intends to provide equivalent level of hardware
  14. * support. Due to lack of hardware, _no_ testing has been performed.
  15. */
  16. /dts-v1/;
  17. #include <dt-bindings/input/input.h>
  18. #include "s5pv210.dtsi"
  19. / {
  20. model = "YIC System SMDKV210 based on S5PV210";
  21. compatible = "yic,smdkv210", "samsung,s5pv210";
  22. chosen {
  23. bootargs = "console=ttySAC0,115200n8 root=/dev/nfs nfsroot=192.168.88.8:/home/zhi/s5pv210/rootfs,v3 rw ip=192.168.88.123:192.168.88.8:192.168.88.1:255.255.255.0::eth0:off rw root wait ignore_loglevel earlyprintk"; //"console=ttySAC0,115200n8 root=/dev/mmcblk0p1 rw rootwait ignore_loglevel earlyprintk";
  24. };
  25. memory@30000000 {
  26. device_type = "memory";
  27. reg = <0x30000000 0x20000000>;
  28. };
  29. /*
  30. ethernet@88000000 {
  31. compatible = "davicom,dm9000";
  32. reg = <0x88000000 0x2 0x88000004 0x2>;
  33. interrupt-parent = <&gph0>;
  34. interrupts = <7 4>;
  35. local-mac-address = [50 60 de ad be ef];
  36. davicom,no-eeprom;
  37. clocks = <&clocks CLK_SROMC>;
  38. clock-names = "sromc";
  39. };
  40. */
  41. backlight {
  42. compatible = "pwm-backlight";
  43. pwms = <&pwm 3 5000000 0>;
  44. brightness-levels = <0 4 8 16 32 64 128 255>;
  45. default-brightness-level = <6>;
  46. pinctrl-names = "default";
  47. pinctrl-0 = <&pwm3_out>;
  48. };
  49. /*
  50. srom-cs2@e8000000 {
  51. compatible = "simple-bus";
  52. #address-cells = <1>;
  53. #size-cells = <1>;
  54. reg = <0xe8000000 0x80>;
  55. ranges;
  56. nand: nand@B0E00000 {
  57. compatible = "samsung,s5pv210-nand";
  58. reg = <0xb0e00000 0x2000>,
  59. interrupt-parent = <&vic1>;
  60. interrupts = <31>;
  61. clocks = <&clocks CLK_SROMC>;
  62. clock-names = "nand";
  63. #address-cells = <1>;
  64. #size-cells = <1>;
  65. status = "okay"; // "disabled";
  66. };
  67. };
  68. */
  69. };
  70. &xusbxti {
  71. clock-frequency = <24000000>;
  72. };
  73. &xxti {
  74. clock-frequency = <24000000>;
  75. };
  76. &pinctrl0 {
  77. srom_ctl: srom-ctl {
  78. samsung,pins = "mp01-1", "mp01-6",
  79. "mp01-7", "mp02-2";
  80. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  81. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  82. };
  83. srom_ebi: srom-ebi {
  84. samsung,pins = "mp04-0", "mp04-1", "mp04-2", "mp04-3",
  85. "mp04-4", "mp04-5", "mp04-6", "mp04-7",
  86. "mp05-0", "mp05-1", "mp05-2", "mp05-3",
  87. "mp05-4", "mp05-5", "mp05-6", "mp05-7",
  88. "mp06-0", "mp06-1", "mp06-2", "mp06-3",
  89. "mp06-4", "mp06-5", "mp06-6", "mp06-7",
  90. "mp07-0", "mp07-1", "mp07-2", "mp07-3",
  91. "mp07-4", "mp07-5", "mp07-6", "mp07-7";
  92. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  93. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  94. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  95. };
  96. nandc_ctl: nandc-ctl {
  97. samsung,pins = "mp01-2", "mp03-0", "mp03-1",
  98. "mp03-2", "mp03-3", "mp03-4";
  99. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  100. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  101. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  102. };
  103. nandc_ebi: nandc-ebi {
  104. samsung,pins =
  105. "mp06-0", "mp06-1", "mp06-2", "mp06-3",
  106. "mp06-4", "mp06-5", "mp06-6", "mp06-7";
  107. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  108. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  109. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  110. };
  111. };
  112. &sromc {
  113. pinctrl-names = "default";
  114. pinctrl-0 = <&srom_ctl>, <&srom_ebi>;
  115. status = "okay";
  116. ethernet@1,0 {
  117. compatible = "davicom,dm9000";
  118. reg = <1 0 2 /* addr */
  119. 1 4 2>; /* data */
  120. interrupt-parent = <&gph0>;
  121. interrupts = <7 4>;
  122. local-mac-address = [50 60 de ad be ef];
  123. davicom,no-eeprom;
  124. reg-io-width = <2>; //16位模式
  125. samsung,waitable;
  126. samsung,srom-timing = <0 0 1 3 1 0>;
  127. };
  128. };
  129. &nandc {
  130. status = "okay"; // "disabled";
  131. samsung,nandc-tacls=<1>;
  132. samsung,nandc-twrph0=<2>;
  133. samsung,nandc-twrph1=<1>;
  134. nand@0 {
  135. nand-ecc-step-size = <512>; //每页2k,每512字节生成ecc,需要16自己存储
  136. nand-ecc-strength = <8>; //最大8bit的纠错位数,每页需要64字节的oob存储
  137. nand-ecc-mode = "hw";
  138. nand-on-flash-bbt;
  139. nand-is-boot-medium;
  140. nand-bus-width = <8>;
  141. pinctrl-names = "default";
  142. pinctrl-0 = <&nandc_ctl>, <&nandc_ebi>;
  143. partitions {
  144. compatible = "fixed-partitions";
  145. #address-cells = <1>;
  146. #size-cells = <1>;
  147. partition@0 {
  148. label = "u-boot";
  149. reg = <0x0 0xc0000 >;
  150. };
  151. partition@c0000 {
  152. label = "u-boot-env";
  153. reg = <0xc0000 0x40000>;
  154. };
  155. partition@100000 {
  156. label = "dtb";
  157. reg = <0x100000 0x080000>;
  158. };
  159. partition@180000 {
  160. label = "kernel";
  161. reg = <0x180000 0x500000>;
  162. };
  163. partition@680000 {
  164. label = "rootfs";
  165. reg = <0x680000 0x3f980000 >; //最大1G
  166. };
  167. };
  168. };
  169. };
  170. &keypad {
  171. linux,input-no-autorepeat;
  172. wakeup-source;
  173. samsung,keypad-num-rows = <8>;
  174. samsung,keypad-num-columns = <8>;
  175. pinctrl-names = "default";
  176. pinctrl-0 = <&keypad_row0>, <&keypad_row1>, <&keypad_row2>,
  177. <&keypad_row3>, <&keypad_row4>, <&keypad_row5>,
  178. <&keypad_row6>, <&keypad_row7>,
  179. <&keypad_col0>, <&keypad_col1>, <&keypad_col2>,
  180. <&keypad_col3>, <&keypad_col4>, <&keypad_col5>,
  181. <&keypad_col6>, <&keypad_col7>;
  182. status = "okay";
  183. key_1 {
  184. keypad,row = <0>;
  185. keypad,column = <3>;
  186. linux,code = <KEY_1>;
  187. };
  188. key_2 {
  189. keypad,row = <0>;
  190. keypad,column = <4>;
  191. linux,code = <KEY_2>;
  192. };
  193. key_3 {
  194. keypad,row = <0>;
  195. keypad,column = <5>;
  196. linux,code = <KEY_3>;
  197. };
  198. key_4 {
  199. keypad,row = <0>;
  200. keypad,column = <6>;
  201. linux,code = <KEY_4>;
  202. };
  203. key_5 {
  204. keypad,row = <0
  205. >;
  206. keypad,column = <7>;
  207. linux,code = <KEY_5>;
  208. };
  209. key_6 {
  210. keypad,row = <1>;
  211. keypad,column = <3>;
  212. linux,code = <KEY_A>;
  213. };
  214. key_7 {
  215. keypad,row = <1>;
  216. keypad,column = <4>;
  217. linux,code = <KEY_B>;
  218. };
  219. key_8 {
  220. keypad,row = <1>;
  221. keypad,column = <5>;
  222. linux,code = <KEY_C>;
  223. };
  224. key_9 {
  225. keypad,row = <1>;
  226. keypad,column = <6>;
  227. linux,code = <KEY_D>;
  228. };
  229. key_10 {
  230. keypad,row = <1>;
  231. keypad,column = <7>;
  232. linux,code = <KEY_E>;
  233. };
  234. };
  235. &uart0 {
  236. status = "okay";
  237. };
  238. &uart1 {
  239. status = "okay";
  240. };
  241. &uart2 {
  242. status = "okay";
  243. };
  244. &uart3 {
  245. status = "okay";
  246. };
  247. &rtc {
  248. status = "okay";
  249. };
  250. &sdhci0 {
  251. bus-width = <4>;
  252. pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_bus1 &sd0_bus4>;
  253. pinctrl-names = "default";
  254. status = "okay";
  255. };
  256. &sdhci1 {
  257. bus-width = <4>;
  258. pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_cd &sd1_bus1 &sd1_bus4>;
  259. pinctrl-names = "default";
  260. status = "okay";
  261. };
  262. &sdhci2 {
  263. bus-width = <4>;
  264. pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus1 &sd2_bus4>;
  265. pinctrl-names = "default";
  266. status = "okay";
  267. };
  268. &sdhci3 {
  269. bus-width = <4>;
  270. pinctrl-0 = <&sd3_clk &sd3_cmd &sd3_cd &sd3_bus1 &sd3_bus4>;
  271. pinctrl-names = "default";
  272. status = "okay";
  273. };
  274. &hsotg {
  275. dr_mode = "peripheral";
  276. status = "okay";
  277. };
  278. &usbphy {
  279. status = "okay";
  280. };
  281. &fimd {
  282. pinctrl-0 = <&lcd_clk &lcd_data24>;
  283. pinctrl-names = "default";
  284. status = "okay";
  285. display-timings {
  286. native-mode = <&timing0>;
  287. timing0: timing {
  288. /* 800x480@60Hz */
  289. clock-frequency = <24373920>;
  290. hactive = <800>;
  291. vactive = <480>;
  292. hfront-porch = <8>;
  293. hback-porch = <13>;
  294. hsync-len = <3>;
  295. vback-porch = <7>;
  296. vfront-porch = <5>;
  297. vsync-len = <1>;
  298. hsync-active = <0>;
  299. vsync-active = <0>;
  300. de-active = <1>;
  301. pixelclk-active = <1>;
  302. };
  303. };
  304. };
  305. &pwm {
  306. samsung,pwm-outputs = <3>;
  307. };
  308. &i2c0 {
  309. status = "okay";
  310. audio-codec@1b {
  311. compatible = "wlf,wm8580";
  312. reg = <0x1b>;
  313. };
  314. eeprom@50 {
  315. compatible = "atmel,24c08";
  316. reg = <0x50>;
  317. };
  318. };
  319. &i2s0 {
  320. status = "okay";
  321. };

第二个,dtsi

  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung's S5PV210 SoC device tree source
  4. *
  5. * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd.
  6. *
  7. * Mateusz Krawczuk <m.krawczuk@partner.samsung.com>
  8. * Tomasz Figa <t.figa@samsung.com>
  9. *
  10. * Samsung's S5PV210 SoC device nodes are listed in this file. S5PV210
  11. * based board files can include this file and provide values for board specfic
  12. * bindings.
  13. *
  14. * Note: This file does not include device nodes for all the controllers in
  15. * S5PV210 SoC. As device tree coverage for S5PV210 increases, additional
  16. * nodes can be added to this file.
  17. */
  18. #include <dt-bindings/clock/s5pv210.h>
  19. #include <dt-bindings/clock/s5pv210-audss.h>
  20. / {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. aliases {
  24. csis0 = &csis0;
  25. fimc0 = &fimc0;
  26. fimc1 = &fimc1;
  27. fimc2 = &fimc2;
  28. i2c0 = &i2c0;
  29. i2c1 = &i2c1;
  30. i2c2 = &i2c2;
  31. i2s0 = &i2s0;
  32. i2s1 = &i2s1;
  33. i2s2 = &i2s2;
  34. pinctrl0 = &pinctrl0;
  35. spi0 = &spi0;
  36. spi1 = &spi1;
  37. };
  38. cpus {
  39. #address-cells = <1>;
  40. #size-cells = <0>;
  41. cpu@0 {
  42. device_type = "cpu";
  43. compatible = "arm,cortex-a8";
  44. reg = <0>;
  45. };
  46. };
  47. soc {
  48. compatible = "simple-bus";
  49. #address-cells = <1>;
  50. #size-cells = <1>;
  51. ranges;
  52. external-clocks {
  53. compatible = "simple-bus";
  54. #address-cells = <1>;
  55. #size-cells = <0>;
  56. xxti: oscillator@0 {
  57. compatible = "fixed-clock";
  58. reg = <0>;
  59. clock-frequency = <0>;
  60. clock-output-names = "xxti";
  61. #clock-cells = <0>;
  62. };
  63. xusbxti: oscillator@1 {
  64. compatible = "fixed-clock";
  65. reg = <1>;
  66. clock-frequency = <0>;
  67. clock-output-names = "xusbxti";
  68. #clock-cells = <0>;
  69. };
  70. };
  71. onenand: onenand@b0000000 {
  72. compatible = "samsung,s5pv210-onenand";
  73. reg = <0xb0600000 0x2000>,
  74. <0xb0000000 0x20000>,
  75. <0xb0040000 0x20000>;
  76. interrupt-parent = <&vic1>;
  77. interrupts = <31>;
  78. clocks = <&clocks CLK_NANDXL>, <&clocks DOUT_FLASH>;
  79. clock-names = "bus", "onenand";
  80. #address-cells = <1>;
  81. #size-cells = <1>;
  82. status = "disabled";
  83. };
  84. chipid@e0000000 {
  85. compatible = "samsung,s5pv210-chipid";
  86. reg = <0xe0000000 0x1000>;
  87. };
  88. clocks: clock-controller@e0100000 {
  89. compatible = "samsung,s5pv210-clock";
  90. reg = <0xe0100000 0x10000>;
  91. clock-names = "xxti", "xusbxti";
  92. clocks = <&xxti>, <&xusbxti>;
  93. #clock-cells = <1>;
  94. };
  95. pmu_syscon: syscon@e0108000 {
  96. compatible = "samsung-s5pv210-pmu", "syscon";
  97. reg = <0xe0108000 0x8000>;
  98. };
  99. pinctrl0: pinctrl@e0200000 {
  100. compatible = "samsung,s5pv210-pinctrl";
  101. reg = <0xe0200000 0x1000>;
  102. interrupt-parent = <&vic0>;
  103. interrupts = <30>;
  104. wakeup-interrupt-controller {
  105. compatible = "samsung,exynos4210-wakeup-eint";
  106. interrupts = <16>;
  107. interrupt-parent = <&vic0>;
  108. };
  109. };
  110. pdma0: dma@e0900000 {
  111. compatible = "arm,pl330", "arm,primecell";
  112. reg = <0xe0900000 0x1000>;
  113. interrupt-parent = <&vic0>;
  114. interrupts = <19>;
  115. clocks = <&clocks CLK_PDMA0>;
  116. clock-names = "apb_pclk";
  117. #dma-cells = <1>;
  118. #dma-channels = <8>;
  119. #dma-requests = <32>;
  120. };
  121. pdma1: dma@e0a00000 {
  122. compatible = "arm,pl330", "arm,primecell";
  123. reg = <0xe0a00000 0x1000>;
  124. interrupt-parent = <&vic0>;
  125. interrupts = <20>;
  126. clocks = <&clocks CLK_PDMA1>;
  127. clock-names = "apb_pclk";
  128. #dma-cells = <1>;
  129. #dma-channels = <8>;
  130. #dma-requests = <32>;
  131. };
  132. spi0: spi@e1300000 {
  133. compatible = "samsung,s5pv210-spi";
  134. reg = <0xe1300000 0x1000>;
  135. interrupt-parent = <&vic1>;
  136. interrupts = <15>;
  137. dmas = <&pdma0 7>, <&pdma0 6>;
  138. dma-names = "tx", "rx";
  139. clocks = <&clocks SCLK_SPI0>, <&clocks CLK_SPI0>;
  140. clock-names = "spi", "spi_busclk0";
  141. pinctrl-names = "default";
  142. pinctrl-0 = <&spi0_bus>;
  143. #address-cells = <1>;
  144. #size-cells = <0>;
  145. status = "disabled";
  146. };
  147. spi1: spi@e1400000 {
  148. compatible = "samsung,s5pv210-spi";
  149. reg = <0xe1400000 0x1000>;
  150. interrupt-parent = <&vic1>;
  151. interrupts = <16>;
  152. dmas = <&pdma1 7>, <&pdma1 6>;
  153. dma-names = "tx", "rx";
  154. clocks = <&clocks SCLK_SPI1>, <&clocks CLK_SPI1>;
  155. clock-names = "spi", "spi_busclk0";
  156. pinctrl-names = "default";
  157. pinctrl-0 = <&spi1_bus>;
  158. #address-cells = <1>;
  159. #size-cells = <0>;
  160. status = "disabled";
  161. };
  162. keypad: keypad@e1600000 {
  163. compatible = "samsung,s5pv210-keypad";
  164. reg = <0xe1600000 0x1000>;
  165. interrupt-parent = <&vic2>;
  166. interrupts = <25>;
  167. clocks = <&clocks CLK_KEYIF>;
  168. clock-names = "keypad";
  169. status = "disabled";
  170. };
  171. i2c0: i2c@e1800000 {
  172. compatible = "samsung,s3c2440-i2c";
  173. reg = <0xe1800000 0x1000>;
  174. interrupt-parent = <&vic1>;
  175. interrupts = <14>;
  176. clocks = <&clocks CLK_I2C0>;
  177. clock-names = "i2c";
  178. pinctrl-names = "default";
  179. pinctrl-0 = <&i2c0_bus>;
  180. #address-cells = <1>;
  181. #size-cells = <0>;
  182. status = "disabled";
  183. };
  184. i2c2: i2c@e1a00000 {
  185. compatible = "samsung,s3c2440-i2c";
  186. reg = <0xe1a00000 0x1000>;
  187. interrupt-parent = <&vic1>;
  188. interrupts = <19>;
  189. clocks = <&clocks CLK_I2C2>;
  190. clock-names = "i2c";
  191. pinctrl-0 = <&i2c2_bus>;
  192. pinctrl-names = "default";
  193. #address-cells = <1>;
  194. #size-cells = <0>;
  195. status = "disabled";
  196. };
  197. clk_audss: clock-controller@eee10000 {
  198. compatible = "samsung,s5pv210-audss-clock";
  199. reg = <0xeee10000 0x1000>;
  200. clock-names = "hclk", "xxti",
  201. "fout_epll",
  202. "sclk_audio0";
  203. clocks = <&clocks DOUT_HCLKP>, <&xxti>,
  204. <&clocks FOUT_EPLL>,
  205. <&clocks SCLK_AUDIO0>;
  206. #clock-cells = <1>;
  207. };
  208. i2s0: i2s@eee30000 {
  209. compatible = "samsung,s5pv210-i2s";
  210. reg = <0xeee30000 0x1000>;
  211. interrupt-parent = <&vic2>;
  212. interrupts = <16>;
  213. dma-names = "rx", "tx", "tx-sec";
  214. dmas = <&pdma1 9>, <&pdma1 10>, <&pdma1 11>;
  215. clock-names = "iis",
  216. "i2s_opclk0",
  217. "i2s_opclk1";
  218. clocks = <&clk_audss CLK_I2S>,
  219. <&clk_audss CLK_I2S>,
  220. <&clk_audss CLK_DOUT_AUD_BUS>;
  221. samsung,idma-addr = <0xc0010000>;
  222. pinctrl-names = "default";
  223. pinctrl-0 = <&i2s0_bus>;
  224. #sound-dai-cells = <0>;
  225. status = "disabled";
  226. };
  227. i2s1: i2s@e2100000 {
  228. compatible = "samsung,s3c6410-i2s";
  229. reg = <0xe2100000 0x1000>;
  230. interrupt-parent = <&vic2>;
  231. interrupts = <17>;
  232. dma-names = "rx", "tx";
  233. dmas = <&pdma1 12>, <&pdma1 13>;
  234. clock-names = "iis", "i2s_opclk0";
  235. clocks = <&clocks CLK_I2S1>, <&clocks SCLK_AUDIO1>;
  236. pinctrl-names = "default";
  237. pinctrl-0 = <&i2s1_bus>;
  238. #sound-dai-cells = <0>;
  239. status = "disabled";
  240. };
  241. i2s2: i2s@e2a00000 {
  242. compatible = "samsung,s3c6410-i2s";
  243. reg = <0xe2a00000 0x1000>;
  244. interrupt-parent = <&vic2>;
  245. interrupts = <18>;
  246. dma-names = "rx", "tx";
  247. dmas = <&pdma1 14>, <&pdma1 15>;
  248. clock-names = "iis", "i2s_opclk0";
  249. clocks = <&clocks CLK_I2S2>, <&clocks SCLK_AUDIO2>;
  250. pinctrl-names = "default";
  251. pinctrl-0 = <&i2s2_bus>;
  252. #sound-dai-cells = <0>;
  253. status = "disabled";
  254. };
  255. pwm: pwm@e2500000 {
  256. compatible = "samsung,s5pc100-pwm";
  257. reg = <0xe2500000 0x1000>;
  258. interrupt-parent = <&vic0>;
  259. interrupts = <21>, <22>, <23>, <24>, <25>;
  260. clock-names = "timers";
  261. clocks = <&clocks CLK_PWM>;
  262. #pwm-cells = <3>;
  263. };
  264. watchdog: watchdog@e2700000 {
  265. compatible = "samsung,s3c6410-wdt";
  266. reg = <0xe2700000 0x1000>;
  267. interrupt-parent = <&vic0>;
  268. interrupts = <26>;
  269. clock-names = "watchdog";
  270. clocks = <&clocks CLK_WDT>;
  271. };
  272. rtc: rtc@e2800000 {
  273. compatible = "samsung,s3c6410-rtc";
  274. reg = <0xe2800000 0x100>;
  275. interrupt-parent = <&vic0>;
  276. interrupts = <28>, <29>;
  277. clocks = <&clocks CLK_RTC>;
  278. clock-names = "rtc";
  279. status = "disabled";
  280. };
  281. uart0: serial@e2900000 {
  282. compatible = "samsung,s5pv210-uart";
  283. reg = <0xe2900000 0x400>;
  284. interrupt-parent = <&vic1>;
  285. interrupts = <10>;
  286. clock-names = "uart", "clk_uart_baud0",
  287. "clk_uart_baud1";
  288. clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
  289. <&clocks SCLK_UART0>;
  290. status = "disabled";
  291. };
  292. uart1: serial@e2900400 {
  293. compatible = "samsung,s5pv210-uart";
  294. reg = <0xe2900400 0x400>;
  295. interrupt-parent = <&vic1>;
  296. interrupts = <11>;
  297. clock-names = "uart", "clk_uart_baud0",
  298. "clk_uart_baud1";
  299. clocks = <&clocks CLK_UART1>, <&clocks CLK_UART1>,
  300. <&clocks SCLK_UART1>;
  301. status = "disabled";
  302. };
  303. uart2: serial@e2900800 {
  304. compatible = "samsung,s5pv210-uart";
  305. reg = <0xe2900800 0x400>;
  306. interrupt-parent = <&vic1>;
  307. interrupts = <12>;
  308. clock-names = "uart", "clk_uart_baud0",
  309. "clk_uart_baud1";
  310. clocks = <&clocks CLK_UART2>, <&clocks CLK_UART2>,
  311. <&clocks SCLK_UART2>;
  312. status = "disabled";
  313. };
  314. uart3: serial@e2900c00 {
  315. compatible = "samsung,s5pv210-uart";
  316. reg = <0xe2900c00 0x400>;
  317. interrupt-parent = <&vic1>;
  318. interrupts = <13>;
  319. clock-names = "uart", "clk_uart_baud0",
  320. "clk_uart_baud1";
  321. clocks = <&clocks CLK_UART3>, <&clocks CLK_UART3>,
  322. <&clocks SCLK_UART3>;
  323. status = "disabled";
  324. };
  325. sromc: memory-controller@e8000000 { //2022-0103 dazhi add
  326. compatible = "samsung,exynos4210-srom";
  327. reg = <0xe8000000 0x1c>;
  328. #address-cells = <2>;
  329. #size-cells = <1>;
  330. ranges = <0 0 0x80000000 0x8000000
  331. 1 0 0x88000000 0x8000000
  332. 2 0 0xb0e00000 0xb0e20130
  333. 3 0 0x98000000 0x8000000
  334. 4 0 0xa0000000 0x8000000
  335. 5 0 0xa8000000 0x8000000>;
  336. clocks = <&clocks CLK_SROMC>;
  337. clock-names = "sromc";
  338. status = "disabled";
  339. };
  340. nandc: nand-controller@b0e00000 {
  341. compatible = "samsung,s5pv210-nand";
  342. reg = <0xb0e00000 0x00020130>;
  343. status = "disabled";
  344. clocks = <&clocks CLK_NFCON>;
  345. clock-names = "nand";
  346. #address-cells = <1>;
  347. #size-cells = <1>;
  348. };
  349. sdhci0: sdhci@eb000000 {
  350. compatible = "samsung,s3c6410-sdhci";
  351. reg = <0xeb000000 0x100000>;
  352. interrupt-parent = <&vic1>;
  353. interrupts = <26>;
  354. clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
  355. clocks = <&clocks CLK_HSMMC0>, <&clocks CLK_HSMMC0>,
  356. <&clocks SCLK_MMC0>;
  357. status = "disabled";
  358. };
  359. sdhci1: sdhci@eb100000 {
  360. compatible = "samsung,s3c6410-sdhci";
  361. reg = <0xeb100000 0x100000>;
  362. interrupt-parent = <&vic1>;
  363. interrupts = <27>;
  364. clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
  365. clocks = <&clocks CLK_HSMMC1>, <&clocks CLK_HSMMC1>,
  366. <&clocks SCLK_MMC1>;
  367. status = "disabled";
  368. };
  369. sdhci2: sdhci@eb200000 {
  370. compatible = "samsung,s3c6410-sdhci";
  371. reg = <0xeb200000 0x100000>;
  372. interrupt-parent = <&vic1>;
  373. interrupts = <28>;
  374. clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
  375. clocks = <&clocks CLK_HSMMC2>, <&clocks CLK_HSMMC2>,
  376. <&clocks SCLK_MMC2>;
  377. status = "disabled";
  378. };
  379. sdhci3: sdhci@eb300000 {
  380. compatible = "samsung,s3c6410-sdhci";
  381. reg = <0xeb300000 0x100000>;
  382. interrupt-parent = <&vic3>;
  383. interrupts = <2>;
  384. clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.3";
  385. clocks = <&clocks CLK_HSMMC3>, <&clocks CLK_HSMMC3>,
  386. <&clocks SCLK_MMC3>;
  387. status = "disabled";
  388. };
  389. hsotg: hsotg@ec000000 {
  390. compatible = "samsung,s3c6400-hsotg";
  391. reg = <0xec000000 0x20000>;
  392. interrupt-parent = <&vic1>;
  393. interrupts = <24>;
  394. clocks = <&clocks CLK_USB_OTG>;
  395. clock-names = "otg";
  396. phy-names = "usb2-phy";
  397. phys = <&usbphy 0>;
  398. status = "disabled";
  399. };
  400. usbphy: usbphy@ec100000 {
  401. compatible = "samsung,s5pv210-usb2-phy";
  402. reg = <0xec100000 0x100>;
  403. samsung,pmureg-phandle = <&pmu_syscon>;
  404. clocks = <&clocks CLK_USB_OTG>, <&xusbxti>;
  405. clock-names = "phy", "ref";
  406. #phy-cells = <1>;
  407. status = "disabled";
  408. };
  409. ehci: ehci@ec200000 {
  410. compatible = "samsung,exynos4210-ehci";
  411. reg = <0xec200000 0x100>;
  412. interrupts = <23>;
  413. interrupt-parent = <&vic1>;
  414. clocks = <&clocks CLK_USB_HOST>;
  415. clock-names = "usbhost";
  416. #address-cells = <1>;
  417. #size-cells = <0>;
  418. status = "disabled";
  419. port@0 {
  420. reg = <0>;
  421. phys = <&usbphy 1>;
  422. };
  423. };
  424. ohci: ohci@ec300000 {
  425. compatible = "samsung,exynos4210-ohci";
  426. reg = <0xec300000 0x100>;
  427. interrupts = <23>;
  428. interrupt-parent = <&vic1>;
  429. clocks = <&clocks CLK_USB_HOST>;
  430. clock-names = "usbhost";
  431. #address-cells = <1>;
  432. #size-cells = <0>;
  433. status = "disabled";
  434. port@0 {
  435. reg = <0>;
  436. phys = <&usbphy 1>;
  437. };
  438. };
  439. mfc: codec@f1700000 {
  440. compatible = "samsung,mfc-v5";
  441. reg = <0xf1700000 0x10000>;
  442. interrupt-parent = <&vic2>;
  443. interrupts = <14>;
  444. clocks = <&clocks DOUT_MFC>, <&clocks CLK_MFC>;
  445. clock-names = "sclk_mfc", "mfc";
  446. };
  447. vic0: interrupt-controller@f2000000 {
  448. compatible = "arm,pl192-vic";
  449. interrupt-controller;
  450. reg = <0xf2000000 0x1000>;
  451. #interrupt-cells = <1>;
  452. };
  453. vic1: interrupt-controller@f2100000 {
  454. compatible = "arm,pl192-vic";
  455. interrupt-controller;
  456. reg = <0xf2100000 0x1000>;
  457. #interrupt-cells = <1>;
  458. };
  459. vic2: interrupt-controller@f2200000 {
  460. compatible = "arm,pl192-vic";
  461. interrupt-controller;
  462. reg = <0xf2200000 0x1000>;
  463. #interrupt-cells = <1>;
  464. };
  465. vic3: interrupt-controller@f2300000 {
  466. compatible = "arm,pl192-vic";
  467. interrupt-controller;
  468. reg = <0xf2300000 0x1000>;
  469. #interrupt-cells = <1>;
  470. };
  471. fimd: fimd@f8000000 {
  472. compatible = "samsung,exynos4210-fimd";
  473. interrupt-parent = <&vic2>;
  474. reg = <0xf8000000 0x20000>;
  475. interrupt-names = "fifo", "vsync", "lcd_sys";
  476. interrupts = <0>, <1>, <2>;
  477. clocks = <&clocks SCLK_FIMD>, <&clocks CLK_FIMD>;
  478. clock-names = "sclk_fimd", "fimd";
  479. status = "disabled";
  480. };
  481. g2d: g2d@fa000000 {
  482. compatible = "samsung,s5pv210-g2d";
  483. reg = <0xfa000000 0x1000>;
  484. interrupt-parent = <&vic2>;
  485. interrupts = <9>;
  486. clocks = <&clocks DOUT_G2D>, <&clocks CLK_G2D>;
  487. clock-names = "sclk_fimg2d", "fimg2d";
  488. };
  489. mdma1: mdma@fa200000 {
  490. compatible = "arm,pl330", "arm,primecell";
  491. reg = <0xfa200000 0x1000>;
  492. interrupt-parent = <&vic0>;
  493. interrupts = <18>;
  494. clocks = <&clocks CLK_MDMA>;
  495. clock-names = "apb_pclk";
  496. #dma-cells = <1>;
  497. #dma-channels = <8>;
  498. #dma-requests = <1>;
  499. };
  500. i2c1: i2c@fab00000 {
  501. compatible = "samsung,s3c2440-i2c";
  502. reg = <0xfab00000 0x1000>;
  503. interrupt-parent = <&vic2>;
  504. interrupts = <13>;
  505. clocks = <&clocks CLK_I2C1>;
  506. clock-names = "i2c";
  507. pinctrl-names = "default";
  508. pinctrl-0 = <&i2c1_bus>;
  509. #address-cells = <1>;
  510. #size-cells = <0>;
  511. status = "disabled";
  512. };
  513. camera: camera {
  514. compatible = "samsung,fimc", "simple-bus";
  515. pinctrl-names = "default";
  516. pinctrl-0 = <>;
  517. clocks = <&clocks SCLK_CAM0>, <&clocks SCLK_CAM1>;
  518. clock-names = "sclk_cam0", "sclk_cam1";
  519. #address-cells = <1>;
  520. #size-cells = <1>;
  521. ranges;
  522. clock_cam: clock-controller {
  523. #clock-cells = <1>;
  524. };
  525. csis0: csis@fa600000 {
  526. compatible = "samsung,s5pv210-csis";
  527. reg = <0xfa600000 0x4000>;
  528. interrupt-parent = <&vic2>;
  529. interrupts = <29>;
  530. clocks = <&clocks CLK_CSIS>,
  531. <&clocks SCLK_CSIS>;
  532. clock-names = "clk_csis",
  533. "sclk_csis";
  534. bus-width = <4>;
  535. status = "disabled";
  536. #address-cells = <1>;
  537. #size-cells = <0>;
  538. };
  539. fimc0: fimc@fb200000 {
  540. compatible = "samsung,s5pv210-fimc";
  541. reg = <0xfb200000 0x1000>;
  542. interrupts = <5>;
  543. interrupt-parent = <&vic2>;
  544. clocks = <&clocks CLK_FIMC0>,
  545. <&clocks SCLK_FIMC0>;
  546. clock-names = "fimc",
  547. "sclk_fimc";
  548. samsung,pix-limits = <4224 8192 1920 4224>;
  549. samsung,mainscaler-ext;
  550. samsung,cam-if;
  551. };
  552. fimc1: fimc@fb300000 {
  553. compatible = "samsung,s5pv210-fimc";
  554. reg = <0xfb300000 0x1000>;
  555. interrupt-parent = <&vic2>;
  556. interrupts = <6>;
  557. clocks = <&clocks CLK_FIMC1>,
  558. <&clocks SCLK_FIMC1>;
  559. clock-names = "fimc",
  560. "sclk_fimc";
  561. samsung,pix-limits = <4224 8192 1920 4224>;
  562. samsung,mainscaler-ext;
  563. samsung,cam-if;
  564. };
  565. fimc2: fimc@fb400000 {
  566. compatible = "samsung,s5pv210-fimc";
  567. reg = <0xfb400000 0x1000>;
  568. interrupt-parent = <&vic2>;
  569. interrupts = <7>;
  570. clocks = <&clocks CLK_FIMC2>,
  571. <&clocks SCLK_FIMC2>;
  572. clock-names = "fimc",
  573. "sclk_fimc";
  574. samsung,pix-limits = <4224 8192 1920 4224>;
  575. samsung,mainscaler-ext;
  576. samsung,lcd-wb;
  577. };
  578. };
  579. };
  580. };
  581. #include "s5pv210-pinctrl.dtsi"

声明:本文内容由网友自发贡献,不代表【wpsshop博客】立场,版权归原作者所有,本站不承担相应法律责任。如您发现有侵权的内容,请联系我们。转载请注明出处:https://www.wpsshop.cn/w/凡人多烦事01/article/detail/247185
推荐阅读
相关标签
  

闽ICP备14008679号