赞
踩
module top_module ( input clk, input j, input k, output reg Q); always @(posedge clk)begin Q <= (j&(~Q))|(~k&Q); end endmodule
综合电路