用vivado自带的官方例程进行PS端到PL端的DDR4测试_ps端ddr测试

1.创建BD

2.生成bit流并上板进行PL端DDR4校验检测

3.导出硬件（包含bitstream）

4.新建vitis工程，利用官方自带的例程对DDR4进行测试

可以看到PL端和PS端的都是测试通过。

Xilinx Zynq MP First Stage Boot Loader 
Release 2021.2   Dec  9 2023  -  09:49:20
PMU-FW is not running, certain applications may not be supported.
--Starting Memory Test Application--
NOTE: This application runs with D-Cache disabled.As a result, cacheline requests will not be generated
Testing memory region: ddr4_0_C0_DDR4_ADDRESS_BLOCK
    Memory Controller: ddr4_0
         Base Address: 0x400000000 
                 Size: 0x40000000 bytes 
          32-bit test: PASSED!
          16-bit test: PASSED!
           8-bit test: PASSED!
Testing memory region: psu_ddr_0_MEM_0
    Memory Controller: psu_ddr_0
         Base Address: 0x0 
                 Size: 0x7FF00000 bytes 
          32-bit test: PASSED!
          16-bit test: PASSED!
           8-bit test: PASSED!
--Memory Test Application Complete--
Successfully ran Memory Test Application


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23